

SYSTEM PAGE REF.


INDEX	COMPONENT
001	System Diagram
002	System Setting
003	CPU DISPLAY
004	CPU XDP
005	CPU_LVC, RFI, RNM, CLINE
006	CPU_POWER
007	CPU_RESET, FREQ
008	CPU_CPU, RSTO
009	CPU_POWER, CPU
010	DEKSL_TERMINATION
011	DEKSL_ONBOARD_A101
012	DEKSL_ONBOARD_A102
013	DEKSL_ONBOARD_A103
014	DEKSL_ONBOARD_A104
015	DEKSL_ONBOARD_A105
016	DEKSL_ONBOARD_A106
017	DEKSL_ONBOARD_A107
018	DEKSL_ONBOARD_A108
019	DEKSL_ONBOARD_A109
020	DEKSL_ONBOARD_A110
021	DEKSL_ONBOARD_A111
022	DEKSL_ONBOARD_A112
023	DEKSL_ONBOARD_A113
024	DEKSL_ONBOARD_A114
025	DEKSL_ONBOARD_A115
026	DEKSL_ONBOARD_A116
027	DEKSL_ONBOARD_A117
028	DEKSL_ONBOARD_A118
029	DEKSL_ONBOARD_A119
030	DEKSL_ONBOARD_A120
031	DEKSL_ONBOARD_A121
032	DEKSL_ONBOARD_A122
033	DEKSL_ONBOARD_A123
034	DEKSL_ONBOARD_A124
035	DEKSL_ONBOARD_A125
036	DEKSL_ONBOARD_A126
037	DEKSL_ONBOARD_A127
038	DEKSL_ONBOARD_A128
039	DEKSL_ONBOARD_A129
040	DEKSL_ONBOARD_A130
041	DEKSL_ONBOARD_A131
042	DEKSL_ONBOARD_A132
043	DEKSL_ONBOARD_A133
044	DEKSL_ONBOARD_A134
045	DEKSL_ONBOARD_A135
046	DEKSL_ONBOARD_A136
047	DEKSL_ONBOARD_A137
048	DEKSL_ONBOARD_A138
049	DEKSL_ONBOARD_A139
050	DEKSL_ONBOARD_A140
051	DEKSL_ONBOARD_A141
052	DEKSL_ONBOARD_A142
053	DEKSL_ONBOARD_A143
054	DEKSL_ONBOARD_A144
055	DEKSL_ONBOARD_A145
056	DEKSL_ONBOARD_A146
057	DEKSL_ONBOARD_A147
058	DEKSL_ONBOARD_A148
059	DEKSL_ONBOARD_A149
060	DEKSL_ONBOARD_A150
061	DEKSL_ONBOARD_A151
062	DEKSL_ONBOARD_A152
063	DEKSL_ONBOARD_A153
064	DEKSL_ONBOARD_A154
065	DEKSL_ONBOARD_A155
066	DEKSL_ONBOARD_A156
067	DEKSL_ONBOARD_A157
068	DEKSL_ONBOARD_A158
069	DEKSL_ONBOARD_A159
070	DEKSL_ONBOARD_A160
071	DEKSL_ONBOARD_A161
072	DEKSL_ONBOARD_A162
073	DEKSL_ONBOARD_A163
074	DEKSL_ONBOARD_A164
075	DEKSL_ONBOARD_A165
076	DEKSL_ONBOARD_A166
077	DEKSL_ONBOARD_A167
078	DEKSL_ONBOARD_A168
079	DEKSL_ONBOARD_A169
080	DEKSL_ONBOARD_A170
081	DEKSL_ONBOARD_A171
082	DEKSL_ONBOARD_A172
083	DEKSL_ONBOARD_A173
084	DEKSL_ONBOARD_A174
085	DEKSL_ONBOARD_A175
086	DEKSL_ONBOARD_A176
087	DEKSL_ONBOARD_A177
088	DEKSL_ONBOARD_A178
089	DEKSL_ONBOARD_A179
090	DEKSL_ONBOARD_A180
091	DEKSL_ONBOARD_A181
092	DEKSL_ONBOARD_A182
093	DEKSL_ONBOARD_A183
094	DEKSL_ONBOARD_A184
095	DEKSL_ONBOARD_A185
096	DEKSL_ONBOARD_A186
097	DEKSL_ONBOARD_A187
098	DEKSL_ONBOARD_A188
099	DEKSL_ONBOARD_A189
100	DEKSL_ONBOARD_A190

## BLOCK DIAGRAM

## X510UNR SCHEMATIC Revision


( UA : UMA )  
( UQ : DGPU = Nvidia N16S-GTR, 940MX )

Non Connected Standby









DDR\_VTT\_CTRL:  
System Memory Power Gate Control:  
Disables the pla\_0rm memory VTT regulator  
in C8 and deeper and S3.  
Ref:544924\_544924\_Skylake\_EDS\_Vol\_1\_Rev0.9.pdf P.120













Table 4-64. SRS U DCM4/-BS sB Memory Down Routing Guideline (Sheet 3 of 3)


Report ID	Report Name	Report Author	Report Date	Report Type	Project Information		Key Dates (Start/End)		Key Dates (Start/End)		Key Dates (Start/End)	
					Project ID	Project Name	Start Date	End Date	Start Date	End Date	Start Date	End Date
00000001	Project A	John Doe	2023-01-01	Project A	001	Project A	2023-01-01	2023-01-01	2023-01-01	2023-01-01	2023-01-01	2023-01-01
00000002	Project B	John Doe	2023-01-01	Project B	002	Project B	2023-01-01	2023-01-01	2023-01-01	2023-01-01	2023-01-01	2023-01-01
00000003	Project C	John Doe	2023-01-01	Project C	003	Project C	2023-01-01	2023-01-01	2023-01-01	2023-01-01	2023-01-01	2023-01-01






Roll #	Roll Name	Roll #	Roll Name
01	01000000	01	01000000
02	02000000	02	02000000
03	03000000	03	03000000
04	04000000	04	04000000
05	05000000	05	05000000
06	06000000	06	06000000
07	07000000	07	07000000
08	08000000	08	08000000
09	09000000	09	09000000
10	10000000	10	10000000
11	11000000	11	11000000
12	12000000	12	12000000
13	13000000	13	13000000
14	14000000	14	14000000
15	15000000	15	15000000
16	16000000	16	16000000
17	17000000	17	17000000
18	18000000	18	18000000
19	19000000	19	19000000
20	20000000	20	20000000
21	21000000	21	21000000
22	22000000	22	22000000
23	23000000	23	23000000
24	24000000	24	24000000
25	25000000	25	25000000
26	26000000	26	26000000
27	27000000	27	27000000
28	28000000	28	28000000
29	29000000	29	29000000
30	30000000	30	30000000
31	31000000	31	31000000
32	32000000	32	32000000
33	33000000	33	33000000
34	34000000	34	34000000
35	35000000	35	35000000
36	36000000	36	36000000
37	37000000	37	37000000
38	38000000	38	38000000
39	39000000	39	39000000
40	40000000	40	40000000
41	41000000	41	41000000
42	42000000	42	42000000
43	43000000	43	43000000
44	44000000	44	44000000
45	45000000	45	45000000
46	46000000	46	46000000
47	47000000	47	47000000
48	48000000	48	48000000
49	49000000	49	49000000
50	50000000	50	50000000
51	51000000	51	51000000
52	52000000	52	52000000
53	53000000	53	53000000
54	54000000	54	54000000
55	55000000	55	55000000
56	56000000	56	56000000
57	57000000	57	57000000
58	58000000	58	58000000
59	59000000	59	59000000
60	60000000	60	60000000
61	61000000	61	61000000
62	62000000	62	62000000
63	63000000	63	63000000
64	64000000	64	64000000
65	65000000	65	65000000
66	66000000	66	66000000
67	67000000	67	67000000
68	68000000	68	68000000
69	69000000	69	69000000
70	70000000	70	70000000
71	71000000	71	71000000
72	72000000	72	72000000
73	73000000	73	73000000
74	74000000	74	74000000
75	75000000	75	75000000
76	76000000	76	76000000
77	77000000	77	77000000
78	78000000	78	78000000
79	79000000	79	79000000
80	80000000	80	80000000
81	81000000	81	81000000
82	82000000	82	82000000
83	83000000	83	83000000
84	84000000	84	84000000
85	85000000	85	85000000
86	86000000	86	86000000
87	87000000	87	87000000
88	88000000	88	88000000
89	89000000	89	89000000
90	90000000	90	90000000






teknisi-indonesia




# Main Board



	1	0	NOTE
CFG0	NO STALL	STALL	STALL RESET SEQUENCE AFTER PCU PLL LOCK UNTIL DE-ASSERTED
CFG4	DISABLE	ENABLE	#DP ENABLE










TRIGGER RT1 INDICATES THERMAL EVENT ON DISK.  
RT1-RT2 CANNOT BE CONNECTED

OVERHEAT ON DISK CANNOT BE A POLL UP OF DISK FOR IN FLOW






Figure 4-51. SKL U DDR4/-RS x8 Devices Memory Down V<sub>REF\_CA</sub> Overview










Figure 4-49. SKL U DDR4/-RS SODIMM V<sub>REF\_CA</sub> Overview





All Vref trace must be 20 mils width











Age Group	Sex	COVID-19 Cases	SARS-CoV-2 Cases
0-4	M	1	0
	F	1	0
5-14	M	1	0
	F	1	0
15-44	M	1	0
	F	1	0
45-64	M	1	0
	F	1	0
65-74	M	1	0
	F	1	0
75-84	M	1	0
	F	1	0
85+	M	1	0
	F	1	0










The diagram illustrates a 3-phase 4-wire system. It consists of three phase conductors (V1, V2, V3) and a neutral conductor (N). Each phase conductor has a series impedance of 0.025 Ohms. The neutral conductor has a series impedance of 0.025 Ohms and a shunt impedance of 0.025 Ohms to ground. The system is connected to a 480V source.




Variable	Expression	Min	Max	Min	Max	Units
<u>W1</u>	480 V rms	0.0	5.0	0.0	5.0	V

+V3\_3A, RTC GENERATION




Main Board









## Silego Green CLK









# Internal Keyboard




For CM




BL




## Touch PAD



FingerPrint Connector




TouchPad Connector




LED Finger print (Optional)

PIN NO.	PIN DEFINE
1	VDD_3.3V_TP
2	GND
3	TP_CLK
4	TP_DATA
5	GND
6	TP_RSTN
7	TP_CS
8	TP_SCK




PIN NO.	PIN DEFINE	PIN NO.	PIN DEFINE
1	VDD_3.3V_TP	1	VDD_3.3V_TP
2	GND	2	FP_RSTN
3	PS2_CLK	3	FP_MOSI
4	PS2_DATA	4	FP_INTN
5	GND	5	FP_MISO
6	SDA	6	FP_CSN
7	SCL	7	FP_SCK
8	INT	8	GND

KB PWD LED






## Thermal Policy



battery embedded (press pwr\_sw 10sec, then reset ec )



**AUDIO CODEC**

Pin 27 is 3.3V output from Internal LDO  
1000-4 Class

12V-1 Reg

12V-2 Reg

SYSTEM/EMIO PLANE



AUDIO PLANE

need to check


4/13 CONDUCT suggestion

For EM


For EM



Headphone:Port A  
External MIC:Port B  
Internal MIC:Port C  
Headset:Port A + port B  
Universal Jack :port A + Port B + port C



Support 3 pole MIC and HP



Mute





ACQUILA	25	1000	1000	<b>Neotype Morphotype Ground Morphotype</b> • Ground removed for Apple-eyed Neomorphs • Base for Apple-eyed Neomorphs
ACQUILA	25	1000	1000	<b>Neotype Morphotype Ground Morphotype</b> • Ground removed for Apple-eyed Neomorphs • Base for Apple-eyed Neomorphs

## Audio Jack



Replaced 14024-14027 to 500m (4/7/9)  
C6331-C6334 changed to 0.22uF and reoriented (8/1/9)  
R6645, R6644, R6643, R6642 changed to 22 00m (8/1/9)

1116-1 Dean  
1207-4 EMI  
0106-7 Dean


JD pin = Normal open.



teknisi-indonesia




## Audio Speaker





## HDMI type-A





## DC FAN Control



### 5.3 Address Setting

NCT7717U I2C/SMBus address is 1001000xb (x is R/W bit).

## 5.6 ALERT# point hardware power-on setting (TBD)

The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin :



PULL-UP RESISTOR		TEMPERATURE (°C)
ALERT	2KΩ	75
	7.5KΩ	90
	10.5KΩ	100
	14KΩ	105
	18.7KΩ	110

Route CPU\_THRM\_DA , CPU\_THRM\_DC and on the same layer

```


*****OTHER SIGNALS
10 mils
*****GND
10 mils
*****H_THERMDA(10 mils)
10 mils
*****H_THERMDC(10 mils)
10 mils
*****GND
10 mils
*****OTHER SIGNALS
Avoid FSB.Power

```






USB3.0\_Port 0




USB3.0 ESD-Protection




USB3.0 Port 0 Power SW For Power Protect

USB3.0 port 0 Power SW For Power Protect




TO IO BD


USB2.0\_Port 3







USB2.0\_Port 4



USB2.0 port 0 Power SW For Power Protect




## WLAN con.





www.teknisi-indonesia.com

Follow X550VXK  
reverse wake on WLAN

20170615 Corey Chang PR change /WOWL/









20170304 Query Change USB Change 800修改资料 仅供参考

20151216 C5565 C5567 Swap  
to type C connect










Type C 中连接资料 20161114 Query Change  
20161222 Query Change 8-12013-0017130


CC Logic



Main Board



















SATA HDD





USB2.0 [52] USB\_PN3\_CON  
[52] USB\_PP3\_CON  
USB2.0 [52] USB\_PN4\_CON  
[52] USB\_PP4\_CON


Card Reader

[25,30,53,54,69,70,77]


BUF\_FLT\_RST#

[30,31,69] PWR\_LED  
[30,69] CHG\_LED#  
LED [30,69] CHG\_FULL\_LED#


LID [30,69] LID\_SW#



## USB2.0\_Port 7 for Card Reader




SR





ER





PR



20170615 Corey Chang EMI add



25170413 PR change ensure RT010 and connect to RT011






KW 2002 (n) = 0	Para 10 (n) = 0	Para 10 (n) = 1
Fib. C400	C40	
Fib. C405		
Fib. C402	C40	
Fib. C403	C40	
Fib. C404	C40	C40
Fib. C406	C40	C40
Fib. C407	C40	C40
Fib. C408	C40	C40
Fib. C409	C40	C40
Fib. C410	C40	C40
Fib. C411	C40	C40
Fib. C412	C40	C40
Fib. C413	C40	C40
Fib. C414	C40	C40
Fib. C415	C40	C40
Fib. C416	C40	C40


Phs_C0d018		007
Phs_C0d019		006
Phs_C0d020	413	413
Phs_C0d021	48	48
Phs_C0d022		46
Phs_C0d023	411	411
Phs_C0d024	43	43
Phs_C0d025	43	43
Phs_C0d026	542	542
Phs_C0d027	541	541
Phs_C0d028	412	412
Phs_C0d029	418	418
Phs_C0d030	540	540
Phs_C0d031		
Phs_C0d032		
Phs_C0d033		
Phs_C0d034	0060	


1. Not available in G2-64 and G2E-64 packages.
2. GPU debug proc; not compatible to DRAM. See section 4.1.11

- QIC-44 12 bit implementation will use channel 1 data bits [63:12]. Unused channel 1 data bits [11:0] can be left unconnected.
- For 32 bit implementation on QIC-44, please inform account AE for YBCS support.






## FBA Partition Memory (2 of 2)







LVDS



CRT




Table 4. WITS-QI CDMs Recommended Memorys


[illegible]

## References


1. For 4075 (3), the maximum allowable bottom case temperature is 80 °C.

PH	Type/Config	VRAM	RAM_CFG	BI
03008-00050300		MEMORNT11256M24E-00-A	(x1)	PD_10K
03008-00050100	GEORX 256M*2 @ 0.15V FBGA178	LAMBDA 16K6400125A-B-H-03	(x5)	PD_4.0K




VG 20M 帶入主料時記得要加2nd source







Xtal



Level shift  
N17:1.8V  
N16:3.3V






GPIO




# dGPU Power Sequence


1. +VDDC\_R0W  
 0.1V < 1.2V  
 0.8V < 1.2V




2. +VDDC\_R0W




3. +VDDC




4. +VDDC\_R0W



5. +VDDC\_R0W




6. +VDDC\_R0W




Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
R7812	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
R7813	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k




### Skylake IMVP8 Power [For CPU]




# Kaby Lake-U IMVP8 Power (2) [For CPU]



## +1.0VSUS (RT8248AGQW)




## +1.8VSUS [For PCH]







+1.2V / +VTT / +2.5V[For Memory]



+2.5V







**+3VA\_DSW / +5VSUS [System Power]**




請 check 整份線路 +12V500 total 並聯到地電阻不得小於10kOhm




### Load Switch

SE require to remove  $+2V$  and  $+1.8V \pm 1/9$ [illegible]




Adaptor select  
total power = 90% ADP



Adaptor select			
	0	1	2
000000	0.0V	0.0V	0.0V
000001	0.0V	0.0V	0.0V
000010	0.0V	0.0V	0.0V
000011	0.0V	0.0V	0.0V
000100	0.0V	0.0V	0.0V
000101	0.0V	0.0V	0.0V
000110	0.0V	0.0V	0.0V
000111	0.0V	0.0V	0.0V
001000	0.0V	0.0V	0.0V
001001	0.0V	0.0V	0.0V
001010	0.0V	0.0V	0.0V
001011	0.0V	0.0V	0.0V
001100	0.0V	0.0V	0.0V
001101	0.0V	0.0V	0.0V
001110	0.0V	0.0V	0.0V
001111	0.0V	0.0V	0.0V
010000	0.0V	0.0V	0.0V
010001	0.0V	0.0V	0.0V
010010	0.0V	0.0V	0.0V
010011	0.0V	0.0V	0.0V
010100	0.0V	0.0V	0.0V
010101	0.0V	0.0V	0.0V
010110	0.0V	0.0V	0.0V
010111	0.0V	0.0V	0.0V
011000	0.0V	0.0V	0.0V
011001	0.0V	0.0V	0.0V
011010	0.0V	0.0V	0.0V
011011	0.0V	0.0V	0.0V
011100	0.0V	0.0V	0.0V
011101	0.0V	0.0V	0.0V
011110	0.0V	0.0V	0.0V
011111	0.0V	0.0V	0.0V
100000	0.0V	0.0V	0.0V
100001	0.0V	0.0V	0.0V
100010	0.0V	0.0V	0.0V
100011	0.0V	0.0V	0.0V
100100	0.0V	0.0V	0.0V
100101	0.0V	0.0V	0.0V
100110	0.0V	0.0V	0.0V
100111	0.0V	0.0V	0.0V
101000	0.0V	0.0V	0.0V
101001	0.0V	0.0V	0.0V
101010	0.0V	0.0V	0.0V
101011	0.0V	0.0V	0.0V
101100	0.0V	0.0V	0.0V
101101	0.0V	0.0V	0.0V
101110	0.0V	0.0V	0.0V
101111	0.0V	0.0V	0.0V
110000	0.0V	0.0V	0.0V
110001	0.0V	0.0V	0.0V
110010	0.0V	0.0V	0.0V
110011	0.0V	0.0V	0.0V
110100	0.0V	0.0V	0.0V
110101	0.0V	0.0V	0.0V
110110	0.0V	0.0V	0.0V
110111	0.0V	0.0V	0.0V
111000	0.0V	0.0V	0.0V
111001	0.0V	0.0V	0.0V
111010	0.0V	0.0V	0.0V
111011	0.0V	0.0V	0.0V
111100	0.0V	0.0V	0.0V
111101	0.0V	0.0V	0.0V
111110	0.0V	0.0V	0.0V
111111	0.0V	0.0V	0.0V

## HW\_Throttle





AC limit = 103% ADP  
Bat limit = byte 7 x 1.7


HW\_Throttle



Address	SeTE	SeTC	SeTA	SeTE	SeTE	SeTE	SeTE	SeTE
PR8001	10%	2.3%	2%	3.4%	3.9%	4.2%	5.2%	6%
PR8002	Open	8.2%	4.2%	6.8%	4.7%	3.6%	2.7%	2%

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Second temp. data			bit 4 = 0 bit 3 = 0 bit 2 = 0 When ALERT# assert






OS-Label	OS-Label	OS-Label
PCW120	0	連續
PCW118	連續	連續
PCW123	連續	0
PCW124	連續	0
PCW112	1.0k	0
PCW125	0	42.0k
PCW111	1.0k	0
PCW105	42.0k/0.0k	0
PCW114	和風(20k)	0
PCW103	0	11.7
PCW113	0	3...0.0k

Year	2018-2019
2018-19	989104 1,010,603,000
2019-20	989102 1,020,603,000


ICP+1.01G	804,820G
ICP+2	989108 1,008,603,000
ICP+2	989108 1,008,603,000

ADP-1000	908.6200	<b>CARD5000</b> Run=6.23x3.10 <b>L=0.22u ; S=200KHz ; d=15.8A</b> <b>L=0.36u ; S=200KHz ; d=6.6A</b>
AD0004*2	908.620 1.7080000	
AD04*2	908.620 1.7080000	




S3 And S5 Truth Table

State	Pin7(S3)	Pin8(S5)	VDDQ	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	OFF(H-Z)
S4/S5	0	0	OFF (Discharge)	OFF (Discharge)	OFF (Discharge)



+1.35VSG









## AC-IN Mode

1 +3VA/+3VA\_EC  
(to EC) 2 EC\_RST#  
(EC to power) 3 3VA\_DSW\_ON  
+3VA\_DSW/+5VSUS/+12VSUS  
(PCR to EC) 4 HE\_SusPwrDnAck\_R  
(power to EC) 5 3VSUS\_PWRGD  
(EC to PCR) 6 PM\_RSMRST#  
(EC to PCR) 7 AC\_PRESENT  
(to EC) 8 PWR\_ON#  
(EC to PCR) 9 PM\_PWRBTH#  
(PCR to EC) 10 PM\_SLP\_A#  
(PCR to EC) 11 PM\_SUSC#  
(PCR to EC) 12 PM\_SUSB#/SLP\_LAN#  
(PCR to power) (PCR to power)  
(EC to power) HE\_SLP\_M\_EC#  
(EC to power) 13 SUSC\_EC#  
+1.2V/+2.5V/+3V/+12V/+VCCST  
(EC to power) 14 SUSB\_EC#  
+1.8VS/+3VS/+5VS/+12VS  
+VCCIO/+VccSTG  
VccST/VccPLL  
+VCCSA  
(power to EC) 15 IMVPS\_PWRGD  
16 ALL\_SYSTEM\_PWRGD  
(EC to PCR) 17 PM\_PRROR\_PCH  
(PCR to EC) PCH\_SUS\_STAT#  
(PCR to EC) 18 PLT\_RST#  
+VCCGT  
THERMTRIP#



DC-IN Mode

1 +3VA/+3VA\_EC  
(to EC) 2 EC\_RST#  
(EC to power) 3 SVSUS\_ON  
3VA\_DSM\_ON  
+3VA\_DSM/+5VSUS/+12VSUS  
(PCR to EC) 4 HS\_BusPwrDnAck\_R  
(power to EC) 5 3VSUS\_FWRGD  
(EC to PCR) 6 PM\_RDMST#  
(EC to PCR) 7 AC\_PRESENT  
(to EC) 8 PWB\_SW#  
(EC to PCR) 9 PM\_FWRDTH#  
(PCR to EC) 10 PM\_SLP\_R#  
(PCR to EC) 11 PM\_SUSC#  
12 PM\_SUSB#/SLP\_LAH#  
(PCR to EC) (PCR to power)  
(EC to power) HS\_SLP\_H\_EC#  
(EC to power) 13 SUSC\_EC#  
+1.2V/+2.5V/+3V/+12V/+VCCST  
(EC to power) 14 SUSB\_EC#  
+1.8VS/+3VS/+5VS/+12VS  
+VCCIO/+VccSTG  
VccST/VccPLL  
+VCCSA  
(power to EC) 15 INVPS\_FWRGD  
16 ALL\_SYSTEM\_FWRGD  
(EC to PCR) 17 PM\_FWRGD\_PCH  
(PCR to EC) PCH\_SUS\_STAT#  
(PCR to EC) 18 PLT\_RST#  
+VCCGT  
THERMTRIP#



X550VD Power On Sequence Diagram Rev.1.0

